



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/624,625	07/22/2003	Anthony J. Benson	200300217-1	6588
22879 7	590 08/04/2005	EXAMINER		
	ACKARD COMPAN	CASIANO, ANGEL L		
P O BOX 272400, 3404 E. HARMONY ROAD				
INTELLECTUAL PROPERTY ADMINISTRATION			ART UNIT	PAPER NUMBER
FORT COLLINS, CO 80527-2400			2182	

DATE MAILED: 08/04/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

_	Application No.	Applicant(s)			
Office Action Summary	10/624,625	BENSON ET AL.			
Office Action Summary	Examiner	Art Unit			
The MAN INC DATE of this communication and	Angel L. Casiano	2182			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status					
1)⊠ Responsive to communication(s) filed on 22 Ju	ıly 2003.				
2a) ☐ This action is FINAL . 2b) ☑ This	This action is FINAL . 2b)⊠ This action is non-final.				
	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Disposition of Claims					
 4) ☐ Claim(s) 1-16 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-16 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or election requirement. 					
Application Papers	•				
9)☑ The specification is objected to by the Examiner. 10)☑ The drawing(s) filed on 22 July 2003 is/are: a)☑ accepted or b)☐ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.					
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 20030722.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:				

DETAILED ACTION

The present Office action is in response to application filed 22 July 2003.

Claims 1-16 are pending. All claims have been examined.

Information Disclosure Statement

1. The information disclosure statement (IDS) was filed on 22 July 2003. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Specification

2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claim 1 is rejected under 35 U.S.C. 102(b) as being anticipated by DuLac et al. [US 6,023,754].

Page 3

Regarding claim 1, DuLac et al. teaches an apparatus for selectively connecting components in a system. The reference also teaches an I/O controller circuit (see col. 2, lines 28-30); a storage array circuit having storage device connectors to couple storage devices (see col. 2, line 30, "disk array"); and a signal routing circuit (see Abstract) having one or more connectors to couple the storage array circuit to the signal routing circuit, connectors to couple I/O controller circuit to the signal routing circuit (see Figure 2, "10", "40", "20"), and multiplexers (see Abstract; Figure 2, "40" includes multiplexers) to route data signals in a selective manner (see col. 2, lines 49-52) along one or more first data signal paths between a first I/O controller circuit board and the storage array circuit and along one or more second data signal paths between a second I/O controller circuit and the storage array circuit board, wherein the second data signal path(s) share a portion (see Figure 4A, "multiplexers") of one or more data signal paths of the first data signal path(s).

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over DuLac et al. [US 6,023,754] in view of Zhang et al. [US 2004/0266065 A1].

Art Unit: 2182

As for claim 2, DuLac et al. teaches a signal routing circuit (see col. 2, lines 25-30). However, this reference fails to teach this circuit as having connectors to couple a system circuit board to the signal routing circuit, as claimed. Zhang et al. teaches an IC device including connectors for connecting other components (see Figure 1, "125"). This "next-level component" is disclosed by the reference as being a system, a circuit board, or "another IC device". At the time of the invention one of ordinary skill in the art would have been motivated to combine the disclosures in order to implement a "conventional" (see Page 1, [0003]) IC device able to communicate with other devices or components, such as a system board, as suggested by Zhang et al.

7. Claims 3 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over DuLac et al. [US 6,023,754] in view of Beilin et al. [US 6,102,710].

As for claim 3, DuLac et al. teaches a signal routing circuit board but this element is not taught as defining one or more paths to supply power from the storage array circuit board to one or more I/O controller circuit boards. Beilin et al. teaches a circuit board, which provides signal routing among the chips on the apparatus and *supplies power* to a chip (see col. 1, lines 53-57). At the time of the invention, one of ordinary skill in the art would have been motivated to combine the cited disclosures in order to obtain an apparatus with minimized communication paths and improved speed, as taught by Beilin et al. (see col. 1, lines 64-65).

As for claim 5, DuLac et al. teaches a signal routing circuit board, but does not teach this as defining signal paths to <u>route power control</u> or <u>status signals</u> between the storage array circuit board and one or more I/O controller circuit boards, as claimed. Regarding these limitations, Beilin et al. teaches a circuit board, which provides *signal routing* among chips on the apparatus and supplies power (see col. 1, lines 53-57). At the time of the invention, one of ordinary skill in the art would have been motivated to combine the cited disclosures for the reasons stated above.

8. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over DuLac et al. [US 6,023,754] in view of Wieberdink et al. [US 2004/0059970 A1].

As for claim 4, DuLac et al. teaches a signal routing circuit board but this element is not taught as having one or more <u>voltage regulators</u> to supply power to one or more levels to one or more I/O controller circuit boards. Wieberdink et al. et al. teaches a circuit board, which provides power supply circuitry including a *voltage regulator* (see Page 2, [0019]). At the time of the invention, one of ordinary skill in the art would have been motivated to combine the cited disclosures in order to obtain an apparatus with providing communication between a voltage regulator board and a controller, for exchanging commands, as taught by Wieberdink et al. (see Page 2, [0019]).

9. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over DuLac et al. [US 6,023,754] in view of Duplaix et al. [US 2003/0021232 A1].

As for claim 6, DuLac et al. teaches a signal routing circuit. However, the reference does not teach defining one or more signal paths to route signals between I/O controller circuit boards, as claimed. Regarding this limitation, Duplaix et al. teaches a routing apparatus (see Abstract) and also discloses signal pathways to route signals between I/O controllers (see Page 2, [0029]). At the time of the invention, one of ordinary skill in the art would have been motivated to combine the cited disclosures in order to obtain an apparatus where data traffic received at one connector could be forwarded to any other I/O connection, as taught by Duplaix et al. (see Page 3, [0039]).

10. Claims 7-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over DuLac et al. [US 6,023,754] in view of Kha et al. [US 6,752,665 B2].

Regarding claim 7, DuLac et al. teaches a system including an apparatus for selectively connecting components. The reference also teaches an I/O controller circuit (see col. 2, lines 28-30); a storage array circuit having storage device connectors to couple storage devices (see col. 2, line 30, "disk array"); and a signal routing circuit (see Abstract) having one or more connectors to couple the storage array circuit to the signal routing circuit, connectors to couple I/O controller circuit to the signal routing circuit (see Figure 2, "10", "40", "20"). However, the reference fails to teach a storage system including a housing and wherein the electronics are removable from the housing without removal of the storage array circuit board. As for this limitation, Kha et al. teaches a system including a housing (see col. 2, lines 19-22). Kha et al. also teaches removable electronics without removal of a circuit board (see col. 10, lines 20-40).

Application/Control Number: 10/624,625

Art Unit: 2182

At the time of the invention, one of ordinary skill in the art would have been motivated to combine the cited disclosures in order to obtain a system for routing, monitoring, and testing, applicable to the telecommunications industry, as taught by Kha et al. (see col. 1, lines 7-9).

As for claim 8, DuLac et al. teaches <u>multiplexers</u> (see Abstract; Figure 2, "40" includes multiplexers) to route data signals in a <u>selective manner</u> (see col. 2, lines 49-52) along one or more first data signal paths between a first I/O controller circuit board and the storage array circuit and along one or more second data signal paths between a second I/O controller circuit and the storage array circuit board, wherein the second data signal path(s) <u>share a portion</u> (see Figure 4A, "multiplexers") of one or more data signal paths of the first data signal path(s).

As for claims 9-11, DuLac et al. does not teach the signal routing circuit as positioned in a generally orthogonal or a generally planar orientation. In addition, the cited reference does not teach a housing defining an opening in a side for insertion of the signal routing circuit and an opening in an end for insertion of at least one I/O controller circuit board. As for this limitation, Kha et al. teaches positioning circuit boards in a *first* and *second* orientation (see col. 10, lines 40-50). In addition, the reference also teaches an opening in an end and in a side (see "front face" and "rear cover", col. 9, lines 63-67). At the time of the invention, one of ordinary skill in the art would have been motivated to combine the cited disclosures in order to obtain a system for routing, monitoring, and testing, applicable to the telecommunications industry, as taught by Kha et al. (see col. 1, lines 7-9).

Art Unit: 2182

11. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over DuLac et al. [US 6,023,754] in view of Kha et al. [US 6,752,665 B2] in further view of Zhang et al. [US

2004/0266065 A1].

As for claim 12, the combination of references (DuLac et al. in view of Kha et al.)

teaches a signal routing circuit (see DuLac et al.; col. 2, lines 25-30). However, this combination

fails to teach this circuit as having connectors to couple a system circuit board to the signal

routing circuit, as claimed. Zhang et al. teaches an IC device including connectors for

connecting other components (see Figure 1, "125"). This "next-level component" is disclosed by

the reference as being a system, a circuit board, or "another IC device". At the time of the

invention one of ordinary skill in the art would have been motivated to modify the combination

of disclosures in order to implement a "conventional" (see Page 1, [0003]) IC device able to

communicate with other devices or components, such as a system board, as suggested by Zhang

et al.

12. Claims 13 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over DuLac

et al. [US 6,023,754] in view of Kha et al. [US 6,752,665 B2] in further view of Beilin et al. [US

6,102,710].

As for claim 13, the combination of references (see DuLac et al.) teaches a signal routing

circuit board, but this element is not taught as defining one or more paths to supply power from

the storage array circuit board to one or more I/O controller circuit boards. Beilin et al. teaches a

combination of disclosures for the reasons stated above.

Art Unit: 2182

circuit board, which provides signal routing among the chips on the apparatus and *supplies* power to a chip (see col. 1, lines 53-57). At the time of the invention, one of ordinary skill in the

art would have been motivated to modify the cited combination of disclosures in order to obtain

an apparatus with minimized communication paths and improved speed, as taught by Beilin et al.

(see col. 1, lines 64-65).

As for claim 15, the combination of references (see DuLac et al.) teaches a signal routing circuit board, but does not teach this as defining signal paths to <u>route power control</u> or <u>status signals</u> between the storage array circuit board and one or more I/O controller circuit boards, as claimed. Regarding these limitations, Beilin et al. teaches a circuit board, which provides *signal routing* among chips on the apparatus and supplies power (see col. 1, lines 53-57). At the time of the invention, one of ordinary skill in the art would have been motivated to modify the cited

13. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over DuLac et al. [US 6,023,754] in view of Kha et al. [US 6,752,665 B2] in further view of Wieberdink et al. [US 2004/0059970 A1].

As for claim 14, the combination of references (see DuLac et al.) teaches a signal routing circuit board but this element is not taught as having one or more <u>voltage regulators</u> to supply power to one or more levels to one or more I/O controller circuit boards. Wieberdink et al. et al. teaches a circuit board, which provides power supply circuitry including a *voltage regulator* (see

Art Unit: 2182

Page 2, [0019]). At the time of the invention, one of ordinary skill in the art would have been

motivated to modify the cited combination of disclosures in order to obtain an apparatus with

providing communication between a voltage regulator board and a controller, for exchanging

commands, as taught by Wieberdink et al. (see Page 2, [0019]).

14. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over DuLac et al. [US

6,023,754] in view of Kha et al. [US 6,752,665 B2] in further view of Duplaix et al. [US

2003/0021232 A1].

As for claim 16, the combination of references (see DuLac et al.) teaches a signal routing

circuit. However, the reference does not teach defining one or more signal paths to route signals

between I/O controller circuit boards, as claimed. Regarding this limitation, Duplaix et al.

teaches a routing apparatus (see Abstract) and also discloses signal pathways to route signals

between I/O controllers (see Page 2, [0029]). At the time of the invention, one of ordinary skill

in the art would have been motivated to modify the cited combination in order to obtain an

apparatus where data traffic received at one connector could be forwarded to any other I/O

connection, as taught by Duplaix et al. (see Page 3, [0039]).

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Angel L. Casiano whose telephone number is 571-272-4142. The

examiner can normally be reached on 9:00-5:30 pm.

Application/Control Number: 10/624,625

Art Unit: 2182

Page 11

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Dov Popovici can be reached on 571-272-4083. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Alc 29 July 2005

> KIM HUYNH RIMARY EXAMINER

8/2/05